PCl Express®, short for Peripheral Component Interconnect Express, is a high-performance andhigh-bandwidth serial communication interconnect standard.
PCl Express®, short for Peripheral Component Interconnect Express, is a high-performance andhigh-bandwidth serial communication interconnect standard. First proposed by Intel and furtherdeveloped by the Peripheral Component Interconnect Special Interest Group (PCI-SIG) inreplacement of bus-based communication architecture, such as PCI, PCI Extended (PCI-X), andAccelerated Graphics Port (AGP).
PCIe significantly improves system throughput, scalability, and flexibility at lower production cost, which isimpossible to achieve all while using traditional bus-based interconnect. PCIe provides lower latency andhigher data transfer rates than legacy parallel buses such as PCI and PCI-X. Every device that isconnected to a motherboard with a PCIe link has its own dedicated point-to-point connection. This meansthat devices are not competing for bandwidth because they are not sharing the same bus.
Peripheral devices associated with PCIe technology for data transfer include graphics adapter cards,network interface cards (NICs), solid state drive (SSD) storage devices, storage accelerator devices,inference engines in artificial intelligence (AI) applications and other high-performance peripherals. WithPCIe, data center managers can take advantage of high-speed networking across server backplanes, and connect to Gigabit Ethernet, Redundant Arrays of Independent Disks (RAID), andInfiniBand networking technologies outside of the server rack.
PCIe 5.0 brings 128 Gb/s of throughput, doubling the performance of PCIe 4.0. The specification isbackwards compatible with all previous PCIe generations also offering new features, including electricalchanges to improve signal integrity and backward-compatible card electromechanical (CEM) connectorsfor add-in cards.
PCIe 6.0 will double the bandwidth of PCIe 5.0 to 256 Gb/s among the same maximum number of lanes,16.The data transfer rate will hit 64 GT/s per pin, up from PCIe 5.0's 32 GT/s. A move from NRZ to PAM4signals brings new challenges. PCIe 6.0 is also backwards compatible with previous PCIe generations.
With solid industry-wide support and the dedication of PCI-SIG and various partner groups, PCIe hasconsistently demonstrated its ability to remain relevant, if not ahead of its time and, even performing,above and beyond other high-speed digital communication technologies.
零帕网 » PCI Express R Test Overview White paper